- Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional PE VPhysical Design Engineer to join our MIC Design IDC team in Bangalore. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.
Rambus Chip Technologies is hiring for Electrical Engineer
The job you are looking for is no longer available..- Company Name
- Rambus Chip Technologies
- Company Website
- https://www.rambus.com/
- Experience
- 5 to 10 Year
- Job Role
- Electrical Engineer
- Job Type
-
- Experienced
- Job Location
-
- Bengaluru/Bangalore
- Skills
-
- Perl
- Education
-
- BE/BTech
- ME/M.Tech
- Branch
-
- Electrical Engineering
- Electrical and Electronics Engineering
- Job will expire on
- 03 Aug 2023
About Company
Eligibility Criteria
- BE/BTech ME/MTech
Job Description
- Complete ownership of Physical Design activities from Floorplan to GDS including PnR,STA,Physical Verification,
- Take complete ownership for implementation of both Top/Block level designs.
- Responsible for independent planning and execution of all aspects of physical design including synthesis, floor planning, place and route, Clock Tree Synthesis, Clock Distribution, IP integration, extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM and Tape Out on 28nm nodes or below.
- Must have participated in all stages of the design. (floor planning, placement, CTS, routing, crosstalk avoidance, physical verification, IREM, Timing Closure, constraint (sdc) development)
- Well versed with the block and chip level timing closure (STA) and timing closure methodologies. Also need to have experience with constraints development. Experience in Hierarchical and Flat timing flow bring-up and timing analysis on interface paths. Block level/Fullchip/SOC level/Mixed signal timing path analysis and fixing.
- Must have knowledge of low power design. (cpf, upf CLP).
- Should be able to provide clear directions to the team on various implementation and signoff flows
- Should be well versed in LEC flow and debugging issues independently.
- Role involves tasks in estimating power using industry standard tool , designing power grid , analyze power grid, doing static IR drop, dynamic IR drop
- Role involves analyzing DRC, LVS,ERC and PERC rule files for industry standard layout verification.
- Must have minimum Bachelors degree in EE/ECE (degree’s related to electronics) from a reputed institute.
- Must have at least 5 – 10 years of experience, out of which at least 5 years should be related to physical design at chip level / block level.
- Must have detailed knowledge of EDA tools and flows, Cadence related foundation flows and RTL2GDS flow is desired
- Experience in Tcl/Tk, PERL is a Plus
Job Seeker Advisory & Application Guidelines
Before You Apply
Review the required educational stream, minimum cutoff percentage, eligible graduating batch, and job location carefully. Update your resume with relevant project highlights matching the job role before submitting your application.
100% Free & Anti-Fraud Notice
JobInvent and legitimate hiring employers never charge fees for job applications, interview scheduling, coding assessments, or offer letters. Never pay money to anyone promising guaranteed job placements. Report suspicious activity to admin@jobinvent.com.
Interview Preparation Tip: Need help with HR or technical rounds for this role? Check our free Interview Questions & Answers and real Interview Experiences from candidates across top MNCs.
Latest Posts
Dredging Corporation of India Recruitment 2026 – Walk in
Posted: October 28, 2026
BOBCAPS Business Development Manager Recruitment 2026 - Apply Online
Posted: October 28, 2026
Xylem Recruitment Drive 2026 | Xylem Hiring Mechanical Engineer
Posted: October 27, 2026
Copeland Recruitment Drive 2026 | Copeland Hiring Thermel Engineer
Posted: October 27, 2026
Bloom Energy Recruitment Drive 2026 | Bloom Energy Hiring Mechanical/AerospaceEngineer
Posted: October 27, 2026
WSP Recruitment Drive 2026 | WSP Hiring Mechanical Engineer
Posted: October 27, 2026